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High-power converters based on elementary switching cells are more and more used in the industry
of power electronics owing to various advantages such as lower voltage stress and reduced power
loss. However, the complexity of controlling such converters is a major challenge that the power
manufacturing industry has to face with. The synthesis of industrial switching controllers relies today
on heuristic rules and empiric simulation. The state of the system is not guaranteed to stay within
the limits that are admissible for its correct electrical behavior. We show here how to apply a formal
method in order to synthesize a correct-by-design control that guarantees that the power converter
will always stay within a predefined safe zone of variations for its input parameters. The method
is applied in order to synthesize a correct-by-design control for 5-level and 7-level power converters
with a flying capacitor topology. We check the validity of our approach by numerical simulations for 5
and 7 levels. We also perform physical experimentations using a prototype built by SATIE laboratory
for 5 levels.
1 Introduction
Switched control has gained much attention recently due to its property of being easily implemented,
especially in the field of power converters. Power converters play an important role in the field of re-
newable energy: they are used to connect renewable sources to powergrids, optimize the efficiency of
solar panels and wind generators (see, e.g., [1]). In some topologies, there is however a dramatic increase
of the number of switches, which entails an increasing number of degrees of freedom, and complicates
the controller design . There is therefore a niche of application for formal methods in order to produce
correct-by-design control methods. The general function of a multilevel power converter is to synthe-
size a desired voltage from several levels of DC voltage. For this reason, multilevel power converters
can easily provide the high power required by large electric drive systems. A multilevel converter is a
power converter made of capacitors and switching cells (as well as opposite switching cells which are in
complementary positions);
In this paper, we consider the design of control policies for power converters with a number of levels
`= 5 and `= 7. A multilevel converter for `= 5 is schematized on Figure 1. According to the positions of
the cells, one is able to fraction the load voltage. By controlling the global position of the switches during
a simple fixed time-stepping procedure, it is then possible to generate a staircase voltage with levels that
approximates a triangular or a sinusoidal waveform (see Figure 2, for 5 levels).
The problem which arises is to select the appropriate switching control strategy among a number of
combinations of switch positions which increases exponentially with the number of levels (and pairs of
switches). A crucial difficulty comes from the fact that, in order to be admissible, the control of the
switching cells must guarantee that the voltages across the cell-capacitors are constrained within a certain
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Figure 1: Electrical scheme of a 5-level flying capacitor converter
Figure 2: Staircase output voltage waveform for a 5-level converter
range defined by the device blocking voltage rating. The control must thus guarantee a safety property,
called “capacitor voltage balancing”: the voltage of each individual capacitor should stay inside a limited
predefined interval. The synthesis of industrial switching controllers relies today on heuristic rules and
empiric simulation. The state of the system is not guaranteed to always satisfy capacitor voltage bal-
ancing. In this paper, we show how to synthesize a control, by applying a formal method, called state
space decomposition procedure [4]. The synthesized control is “correct-by-design” because it is ensured
to make the electrical state parameters of the system stay within predefined safe zones of variations. Nu-
merical simulations, performed at levels `= 5,7, confirm the safety properties of the synthesized control.
Physical experimentations are also successfully performed on a prototype built by SATIE Electronics
Laboratory, at level `= 5.
Outline of the paper
In Section 2, we present the principles of the state space decomposition method. In Section 3, we ap-
ply the method in order to synthesize the control of multilevel converters with a flying capacitor topology,
for 5 and 7 levels. In Section 4, we present physical experimentations done with a prototype of 5-level
converter. We conclude in Section 5.
2 State Space Decomposition Method
A multilevel converter can be seen as a “switched system”, where the different operating modes depend
on the positions of the switching cells. In this section, we describe a general method that is useful for
proving properties of switched systems. The method will be subsequently applied to multilevel converters
in Section 3.
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2.1 Model of affine sampled switched systems
A switched system Σ is defined by a finite family of differential equations of the form {x˙ = fu(x)}u∈U
where U is a finite set of modes (see, e.g., [5, 14]). In the following, we consider that the dynamics
of the subsystems are affine (i.e., fu(x) is of the form Aux+ bu with Au ∈ Rn×n and bu a vector of Rn).
The control problem for a switched system Σ is to find a piecewise constant law u : R≥0→U in order to
achieve some pertained goals. The switching instants are the times at which u changes its value. An affine
sampled switched system is a switched system for which the switching instants occur at integer multiples
of τ (called sampling parameter). We will use x(t,x,u) to denote the point reached by Σ at time t under
mode u from the initial condition x. This gives a transition relation →τu defined for x and x′ in Rn by:
x→τu x′ iff x(τ,x,u) = x′. Given a set X ⊂ Rn, we define:
Postu(X) = {x′ | x→τu x′ for some x ∈ X}.
It can be seen that Postu(X) is the result of an affine transformation of the form CuX +du with Cu ∈ Rn×n
and du a vector of Rn.
A pattern pi is defined as a finite sequence of modes. A k-pattern is a pattern of length at most k. The
mapping Postpi is itself an affine transformation.
Given a pattern pi of the form (u1 · · ·um), and a set X ⊂ Rn, the unfolding of X via pi , denoted by
Unf pi(X), is the set
⋃m
i=0 Xi with:
• X0 = X ,
• Xi+1 = Postui+1(Xi), for all 0≤ i≤ m−1.
The unfolding thus corresponds to the set of all the intermediate states produced when applying pattern
pi to the states of X .
2.2 Safety control problem
A safety property is typically expressed using a subset S of the continuous state space, called safe set.
In a simple formulation, S is a box, i.e., a cartesian product of intervals that specify the minimum and
maximum values tolerated for each state component. Given a safe set S, and a domain of interest R⊆ S,
we can define the notion of “safe control” in this context as follows.
Definition 1 Given a domain of interest R and safe set S with R ⊆ S, a safe control of R w.r.t. S is a
function that associates to each x ∈ R a pattern pi such that:
• Postpi({x})⊆ R, and
• Un fpi({x})⊆ S.
Given a domain of interest R and a set S with R ⊆ S, the safety control problem consists in finding a
safe control of R w.r.t. S. In [4], in order to solve such a problem, we introduced the notion of “(safe)
decomposition”.
Definition 2 Given a set R ⊂ Rn and a set S with R ⊆ S, a safe decomposition of R w.r.t. S is a set ∆ of
the form {Vi,pii}i∈I , where I is a finite set of indices, Vis are subsets of R, piis are k-patterns, such that:
• ⋃i∈I Vi = R,
• for all i ∈ I: Postpii(Vi)⊆ R, and
• for all i ∈ I: Un fpii(Vi)⊆ S.
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A decomposition ∆= {(Vi,pii)}i∈I naturally induces a state-dependent control on R. Furthermore, the
controlled trajectories starting from R never leave S. Indeed, given a starting state x0 in R, we know that
x0 ∈Vi for some i∈ I (since R=⋃i∈I Vi); one thus applies pii to x0, which gives a new state x1 that belongs
itself to R (since Postpii(Vi) ⊆ R); furthermore, since Un fpii(Vi) ⊆ S, all the intermediate states produced
by application of pii are guaranteed to belong to S. The process can then be repeated on x1, and so on
iteratively. Formally, we have:
Proposition 1 Suppose that ∆ is a safe decomposition of R w.r.t. S. Then the control of R induced by ∆ is
safe w.r.t S.
The problem of finding a safety controller thus reduces to the problem of finding a safe decomposition ∆.
The latter problem can be solved by using the state space decomposition method [4], as explained below.
2.3 State space decomposition method
We give here a simple algorithm, adapted from [4], called Decomposition algorithm. Given a set R and
a set S with R ⊆ S, the algorithm outputs, when it succeeds, a decomposition ∆ of R w.r.t S, of the form
{Vi,pii}i∈I . The input sets R and S are given under the form of boxes of Rn (i.e., cartesian products
of n closed intervals). The subsets Vis of R are boxes that are obtained by repeated bisection. At the
beginning, the Decomposition procedure calls sub-procedure Find Pattern in order to get a k-pattern pi
such that Postpi(R) ⊆ R and Un fpi(R) ⊆ S. If it succeeds, then it is done. Otherwise, it divides R into 2n
sub-boxes V1, . . . ,V2n of equal size. If for each Vi, Find Pattern gets a k-pattern pii such that Postpii(Vi)⊆ R
and Un fpii(Vi)⊆ S, it is done. If, for some Vj, no such pattern exists, the procedure is recursively applied
to Vj. It ends with success when a safe decomposition of R w.r.t. S is found, or failure when the maximal
degree d of decomposition is reached. The algorithmic form of the procedure is given in Algorithms 1
and 2. (For the sake of simplicity, we consider the case of dimension n = 2, but the extension to n> 2 is
straightforward.) The main procedure Decomposition(W,R,S,D,K) is called with R as input value for W ,
d for input value for D, and k as input value for K; it returns either 〈{(Vi,pii)}i,True〉 with ⋃iVi = W ,⋃
i Postpii(Vi)⊆ R,
⋃
iUn fpii(Vi)⊆ S or 〈 ,False〉. Procedure Find Pattern(W ,R,S,K) looks for a K-pattern
pi for which Postpi(W ) ⊆ R and Un fpi(W ) ⊆ S: it selects all the K-patterns by non-decreasing length
order until either it finds such a pattern pi (output: 〈pi,True〉), or none exists (output: 〈 ,False〉). The
correctness of the procedure is stated as follows.
Theorem 1 If Decomposition(R,R,S,d,k) returns 〈∆,True〉, then ∆ is a safe decomposition of R w.r.t. S.
In [4], we have developed a tool that implements the Decomposition procedure, using zonotopes [6],
and is written in Octave [10]. We now describe the application of this tool, called MINIMATOR [9], for
synthesizing controllers of multilevel converters.
3 Application to Multilevel Converters
3.1 Multilevel converters as switched systems
There are different possible topologies for multilevel power converters: neutral-point clamped, cascaded
H-bridge, Modular Multilevel Converter (see e.g., [12, 2, 7, 8]). We focus here on the flying capac-
itor topology [8]. The electrical scheme of a 5-level converter was given in Figure 1. There are 4
pairs of switching cells S1,S2,S3,S4 (the high-side switch conducting position is indicated by 1 and
the lowside switch conducting position by 0), and 3 capacitors C1,C2,C3. The state of the system is
x(t) = [v1(t) v2(t) v3(t) i(t)]T where v j(t) is the voltage across C j (1 ≤ j ≤ 3) and i(t) is the current
flowing in the circuit. The duration of a cycle is T = 8τ . The mode of the system is characterized by the
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Algorithm 1: Decomposition(W,R,S,D,K)
Input: A box W , a box R, a box S, a degree D of decomposition, a length K of pattern
Output: 〈{(Vi,pii)}i,True〉 with ⋃iVi =W , ⋃i Postpii(Vi)⊆ R and ⋃iUn fpii(Vi)⊆ S or 〈 ,False〉
1 (pi,b) := Find Pattern(W,R,S,K)
2 if b = True then
3 return 〈{(W,pi)},True〉
4 else
5 if D = 0 then
6 return 〈 ,False〉
7 else
8 Divide equally W into (W1, · · · ,W2n−2)
9 for i = 1 . . .2n−2 do
10 (∆i,bi) := Decomposition(Wi,R,S,D−1,K)
11 return (
⋃
i=1...2n−2 ∆i,
∧
i=1...2n−2 bi)
Algorithm 2: Find Pattern(W,R,K)
Input: A box W , a box R, a box S a length K of pattern
Output: 〈pi,True〉 with Postpi(W )⊆ R and Un fpi(W )⊆ S, or 〈 ,False〉 when no pattern maps W
into R
1 for i = 1 . . .K do
2 Π := set of patterns of length i
3 while Π is non empty do
4 Select pi in Π
5 Π :=Π\{pi}
6 if Postpi(W )⊆ R and Un fpi(W )⊆ S then
7 return 〈pi,True〉
8 return 〈 ,False〉
value (0 or 1) of the switching cells, i.e., by the value of vector S= [S1 S2 S3 S4]T .1 There are thus 24 = 16
modes. A mode S induces an output voltage vo of value Σ3j=1(S j+1−S j)v j+S1vhigh− (1−S1)vlow, where
vlow and vhigh are the input voltages of low level and high level respectively. For the sake of simplicity, we
suppose: vhigh = vlow = vinput . The system then outputs 5 different levels of voltage which go from−vinput
up to +vinput with steps at − vinput2 ,0,
vinput
2 . The ideal value v
∗
i of the voltage across capacitor Ci (1≤ i≤ 3)
depends on the values of vinput . Here we use: vinput = 100V , and v∗1 = 150V , v
∗
2 = 100V , v
∗
3 = 50V . The
5-level converter can be seen as a switched system. Given a mode S, the associated dynamics is of the
form x˙(t) = ASx(t)+bS with:
AS =

− 1R1C1 0 0
S1−S2
C1
0 − 1R2C2 0
S2−S3
C2
0 0 − 1R3C3
S3−S4
C3
S2−S1
LLoad
S3−S2
LLoad
S4−S3
LLoad
−RLoadLLoad
and bS =

0
0
0
(2S1−1)vinput
LLoad

By controlling the modes at each sampling time, one can synthesize a 5-level staircase function. Not
all the transitions between modes are admissible: we allow to switch only one (pair of) cell(s) at a time.
1Besides, we have: S5 = ¬S1, S6 = ¬S2, S7 = ¬S3 and S8 = ¬S4.
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The graph of admissible transitions during a cycle is depicted in Figure 3. The nodes of the graph are
labeled by the modes. Each path represents a possible pattern for one cycle, leading from voltage −vinput
(mode 0000) to voltage +vinput (mode 1111) through voltages− vinput2 , 0,
vinput
2 then back to voltage−vinput
(mode 0000) through voltages vinput2 , 0,
vinput
2 . There are thus 576 possible patterns for generating a 5-level
staircase signal on one cycle.
We explain in the following how to apply the tool MINIMATOR in order to find a safe decomposition
involving these patterns.
0000
0010
0100
1000
0001
0011
0101
1001
0110
1010
1100
0111
1011
1101
1110
1111
1101
1011
0111
1110
1100
1010
0110
1001
0101
0011
1000
0100
0010
0001
0000
Figure 3: Transition graph corresponding to a cycle of 5-level staircase signal
3.2 Application of the Decomposition procedure to a 5-level converter
We consider the following numerical values of the electrical parameters: vinput = 100V, RLoad = 50Ω,
C1 =C2 =C3 = 0.0012F, LLoad = 0.2H, R1 = R2 = R3 = 20,000Ω, T = 8τ = 0.02s (which corresponds
to a frequency of 50Hz).
In this context, a 5-level converter outputs ideally a staircase waveform with an amplitude of 200V,
centered around 0V. We consider that a variation of ±5V is admissible as it represents a variation of
10% on the least charged capacitor C3. It is interesting to notice that at each beginning of a cycle the
value of i is null. This suggest to look for a state-dependent control which depends only on the capacitor
voltages v1,v2,v2, and not on the value of i. We will thus focus on the voltage dimensions of the control
box R and disregard its intensity dimension. For R, we take R = [145,155]× [95,105]× [45,55], which
corresponds to a product of intervals centered around the ideal values with a variation of ±5V (i.e., 10%
of the least charged capacitor C3). For S, we take R+ ε with ε = 1V , which means that we have an
additional tolerance of ±1V for the fluctuations occurring between two beginnings of cycle.
Given R = [145,155]× [95,105]× [45,55] and S = [144,156]× [94,106]× [44,56], we perform the
procedure of Decomposition, implemented in MINIMATOR tool, on a machine equipped with an Intel
core2 CPU X6800 at 2.93GHz and with 2GiB of Ram memory. With parameters d = 1 and k = 8, the
procedure outputs in 60 seconds a decomposition ∆= {(Vi,pii)}i=1,...,8 with:
• V1 = [145,150]× [95,100]× [45,50]
• V2 = [145,150]× [95,100]× [50,55]
• V3 = [145,150]× [100,105]× [45,50]
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• V4 = [145,150]× [100,105]× [50,55]
• V5 = [150,155]× [95,100]× [45,50]
• V6 = [150,155]× [95,100]× [50,55]
• V7 = [150,155]× [100,105]× [45,50]
• V8 = [150,155]× [100,105]× [50,55]
and
• pi1: (0000→ 0001→ 0101→ 1101→ 1111→ 1101→ 0101→ 0001→ 0000)
• pi2: (0000→ 0100→ 0101→ 1101→ 1111→ 1101→ 0101→ 0100→ 0000)
• pi3: (0000→ 0001→ 0011→ 1011→ 1111→ 1011→ 0011→ 0001→ 0000)
• pi4: (0000→ 0010→ 0011→ 1011→ 1111→ 1011→ 0011→ 0010→ 0000)
• pi5: (0000→ 1000→ 1010→ 1110→ 1111→ 1110→ 1010→ 1000→ 0000)
• pi6: (0000→ 1000→ 1100→ 1101→ 1111→ 1101→ 1100→ 1000→ 0000)
• pi7: (0000→ 0100→ 0110→ 0111→ 1111→ 0111→ 0110→ 0100→ 0000)
• pi8: (0000→ 1000→ 1010→ 1011→ 1111→ 1011→ 1010→ 1000→ 0000)
By Proposition 1, the control of R induced by ∆ is safe w.r.t. S: under the control induced by ∆, all
the trajectories starting from R always stay in S. This guarantees that the property of capacitor voltage
balance is satisfied. We present in Figures 4 and 5 a numerical simulation of this controller on the system
starting from the point v1(0) = 150V,v2(0) = 100V,v3(0) = 50V and i(0) = −3A. This simulation has
been performed using tool PLECS [11]. One can check on the simulation that the system state always
stays inside S.
3.3 Application of the Decomposition procedure to a 7-level converter
We now consider the case of an `-level converter with ` = 7. There are now 6 pairs of switching cells
and 5 capacitors C1, . . . ,C5. The state of the system is x(t) = [v1(t) v2(t) v3(t) v4(t) v5(t) i(t)]T where
v j(t) is the voltage across C j (1 ≤ j ≤ 5) and i(t) is the current flowing in the circuit. The generated
waveform now goes from −vinput up to +vinput with steps at −23 vinput ,−13 vinput , 0, 13 vinput , 23 vinput , and the
cycle duration is T = 12τ . There are now 518,400 possible patterns for generating an 7-level staircase
signal on 1 cycle. We used the following values for the system constants: output at 50Hz,2 capacitances
of 0.1F , resistor values 50Ω, inductor values 0.137H, vinput = 300V . Ideally, the output is thus a staircase
waveform with an amplitude of 600V, centered around 0V, and the ideal values v∗i of the capacitor voltages
of the capacitor Ci are given by: v∗1 = 500V , v
∗
2 = 400V , v
∗
3 = 300V , v
∗
4 = 200V , v
∗
5 = 100V . For R, we
take R = [495,505]× [395,405]× [295,305]× [195,205]× [95,105], which corresponds to a product of
intervals centered around the ideal values with a variation of ±5V (i.e., 5% of the least charged capacitor
C5). For S, we take R+ ε with ε = 1V , which means that we have an additional tolerance of ±1V for
the fluctuations occurring between two beginnings of cycle. On the same machine as in Section 3.2, with
parameters d = 1 and k = 12, MINIMATOR outputs in 98 minutes a decomposition ∆ which is safe w.r.t.
S. See [3] for more details.
We present in Figures 6 and 7 a numerical simulation of the controlled system starting from the point
v1(0) = 500V , v2(0) = 400V , v3(0) = 300V , v4(0) = 200V , v5(0) = 100V and i(0) = −2.5A. One can
check again on the simulation that the system state always stays inside S.
It is difficult to perform experiments with ` greater than 7 with the present implementation. The
complexity of the state decomposition procedure is indeed exponential in the number ` of levels. We are
presently implementing MINIMATOR on a parallel computing architecture (see [9]) in order to increase
the tractable number of levels.
2which corresponds to T = 12τ = 0.02s
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(a) Voltage v1 = f (t) (b) Voltage v2 = f (t) (c) Voltage v3 = f (t)
(d) Projection in plane (v1,v2) (e) Projection in plane (v1,v3) (f) Projection in plane (v2,v3)
Figure 4: Capacitor voltages
‘
(a) Current i (b) Output voltage vo
Figure 5: Current and output voltage
4 Physical Experimentations on a 5-level Converter
A prototype of the 5-level flying capacitor has been realized by the SATIE Laboratory in order to test our
control strategy on an actual system. See Figure 8 for a picture of the prototype. Our control strategy
was applied to the system via Simulink and a dSpace R© interface. The results are presented in Figure 9
for the output voltage and the capacitor charges. In Figure 10, we present the same results but with a
larger scale on the capacitor voltage to see the fluctuations around the reference values. As we can see,
the experimental results are very closed to those obtained by simulation with PLECS of Section 3.2. In
Figure 11, we represent the output voltage together with the current (after appropriate resizing) flowing
the load. During the experimentations, we have successfully tested the robustness of the controller in
presence of the following perturbations:
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Figure 6: Capacitor voltages
(a) Current i (b) Voltage vo
Figure 7: Current and output voltage
1. The ideal voltage source as input is no longer ideal but its values fluctuate around the reference
value.
2. We use a time-varying period T of cycle (instead of a constant one), and check the preservation of
the capacitor voltages balance. The result of this experiment is depicted in Figure 12.
Although these preliminary tests of robustness are promising, they need to be consolidated, in partic-
ular in presence of significant variations of resistor loads.
5 Final Remarks
We have synthesized a control strategy for a 5-level and a 7-level flying capacitor converters using the
method of state space decomposition. This control is state-dependent and is interesting because:
• at each electrical cycle, the controller indicates all the subsequent switching modes needed to pro-
duce one period of the output voltage (instead of just the next switching mode),
• the controller takes into account only the capacitor voltages state and not the intensity state; this is
interesting because for practical applications, a current sensor is not always desired (see [2]).
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Figure 8: Prototype built by SATIE
Figure 9: Output voltage (above in green) and capacitor voltages (below)
Figure 10: Zoom of output voltage (above) and capacitors voltages (below)
We have checked by numerical simulations and physical experimentations that the control satisfies the
capacitor voltage balancing and the staircase shape of the output voltage. We have also checked the
robustness of the method with respect to several sources of perturbation.
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Figure 11: Output voltage (in green) and current (in yellow, after appropriate resizing) in the circuit
Figure 12: Output voltage (above) and capacitor voltages (below) in presence of time-varying period T
The method can be easily refined in order to generate sinusoidal-like output signals rather than the
triangular-like output signals generated here: it suffices to adjust the switching instants within the period
T of the cycle, instead of using uniformly τ .
The method can be applied in principle to any number of levels for the flying capacitor topology.
However, it suffers from an exponential increase of complexity when the level ` grows: the method
reaches its limit for `= 9, which corresponds to a dimension n = 7 of the state space.
For `= 5,7, the Decomposition procedure is well-suited to the flying capacitor topology: the pattern
length input k is 2× (`−1) where ` is the number of levels of the converter, and the depth input d
is 1, which means that the decomposition is found after a single bisection. Note however that such
simple decompositions of the state space do not necessarily exist for other topologies: for multilevel
modular converter toplogy [7], we had to propose in [13] a different and specialized algorithm which
takes additionally into account the value of the intensity state.
In future work, we plan to improve the robustness of the decomposition method for flying capacitor
topology under variations of the resistive and inductive load. This will allow us to model the time-varying
load of electrical networks, which is a basic feature of electricity distribution, and a major challenge to-
day for renewable-energy technologies. We are also implementing the tool MINIMATOR on a parallel
computing architecture in order to synthesize correct-by-design controls for multilevel converters with a
greater numbe ` of levels.
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